Docket; P910322

Amendments to the Claims

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims

- (Currently Amended) A method for forming at least one non-volatile memory cell, comprising:
 _____ forming a component stack of the at least one non-volatile memory cell-on a surface of a substrate, wherein the component stack comprises an electron trapping layerstructure free of conductive layers and contacting a substrate;
 _____ forming a dielectric layer over the component stack;
 _____ removing a portion of the dielectric layer such that a remainder of the dielectric layer exists substantially along sidewalls of the component stack;
 _____ forming an oxide layer over a bit line existing in the substrate adjacent to the component stack; and forming a first electrically conductive layer over the component stack and the oxide layer.
 (Original) The method as recited in claim 1, wherein the forming of an oxide layer.
- 2. (Original) The method as recited in claim 1, wherein the forming of an oxide layer over a bit line comprises growing an oxide layer over a bit line existing in the substrate adjacent to the component stack.
- 3. (Original) The method as recited in claim 1, wherein the remainder of the dielectric layer substantially prevents the oxide layer from extending under the component stack.
- 4. (Currently Amended) The method as recited in claim 1, wherein the electron trapping layer structure comprises a layer of silicon nitride.
- 5. (Currently Amended) The method as recited in claim 14, wherein the component stack further comprises a first dielectric layer and a second dielectric layer, and wherein

Docket: P910322

the electron trapping layer of silicon nitride is interposed between the first and second dielectric layers.

- 6. (Currently Amended) The method as recited in claim 5, wherein the component stack further comprises a second electrically conductive layer, and wherein the electron trapping layer structure is positioned between the second electrically conductive layer and the surface of the substrate.
- 7. (Currently Amended) The method as recited in claim 1, wherein the forming of a component stack comprises:
- ____forming a first oxide layer, a nitride layer, a second oxide layer, and a second electrically conductive layer on a surface of a substrate in that order;
 _____forming a patterned photoresist layer on the second electrically conductive layer; and _____using the patterned photoresist layer as a mask to pattern the second electrically conductive layer, the second oxide layer, the nitride layer, and the first oxide layer.
- 8. (Currently Amended) A method for forming at least one non-volatile memory cell, comprising:

forming a first oxide layer, a nitride layer, a second oxide layer, and a first electrically conductive layer <u>directly</u> on a surface of a substrate in that order;

forming a patterned photoresist layer on the first electrically conductive layer; using the patterned photoresist layer as an etching mask to form a component stack of the at least one non-volatile memory cell on the surface of the substrate;

using the patterned photoresist layer as a doping mask to form a bit line in the substrate adjacent to the component stack;

removing the patterned photoresist layer;

forming a dielectric layer over the component stack;

removing a portion of the dielectric layer such that a remainder of the dielectric layer exists substantially along sidewalls of the component stack;

forming an oxide layer over the bit line; and

Docket: P910322

forming an electrically conductive layer over the component stack and the oxide layer.

- 9. (Original) The method as recited in claim 8, wherein the forming of an oxide layer over the bit line comprises growing an oxide layer over the bit line.
- 10. (Original) The method as recited in claim 8, wherein the remainder of the dielectric layer substantially prevents the oxide layer from extending under the component stack.
- 11. (Original) The method as recited in claim 8, wherein the nitride layer comprises silicon nitride and forms an electron trapping layer.
- 12. (Original) The method as recited in claim 8, wherein the using of the patterned photoresist layer as an etching mask and the using of the patterned photoresist layer as a doping mask comprise:

using the patterned photoresist layer as an etching mask to pattern the first electrically conductive layer, the second oxide layer, and the nitride layer;

using the patterned photoresist layer as a doping mask to selectively introduce dopant atoms into the surface of substrate; and

using the patterned photoresist layer as an etching mask to pattern the first oxide layer.

13-18. Cancelled

- 19. (New) The method as recited in claim 1, wherein the at least one non-volatile memory cell comprises a localized trapped charge memory cell structure.
- 20. (New) The method as recited in claim 1, wherein the at least one non-volatile memory cell comprises a plurality of localized trapped charge memory cell structures.

Docket: P910322

- 21. (New) The method as recited in claim 8, wherein the at least one non-volatile memory cell comprises a localized trapped charge memory cell structure.
- 22. (New) The method as recited in claim 8, wherein the at least one non-volatile memory cell comprises a plurality localized trapped charge memory cell structures.